3.3-V Phase-lock Loop Clock Driver

HITACHI

Preliminary 1st. Edition December 1997

Description

The HD74CDC2509 is a high-performance, low-skew, low-jitter, phase-lock loop clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The HD74CDC2509 operates at 3.3 V V_{CC} and is designed to drive up to five clock loads per output.

One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of the input clock. Output signal duty cycles are adjusted to 50 percent independent of the duty cycle at the input clock. Each bank of outputs can be enabled or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the HD74CDC2509 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, HD74CDC2509 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required, following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL can be bypassed for test purposes by strapping AV_{CC} to ground.

Features

- Phase-lock loop clock distribution for synchronous DRAM applications
- External feedback (FBIN) pin is used to synchronize the outputs to the clock input
- No external RC network required

Function Table


Inputs			Outputs					
1G	2G	CLK	1Y (0:4)	2Y (0:3)	FBOUT			
Х	Х	L	L	L	L			
L	L	Н	L	L	Н			
L	Н	Н	L	Н	Н			
Н	L	Н	Н	L	Н			
Н	Н	Н	Н	Н	Н			

H: High level

L: Low level

X: Immaterial

Pin Arrangement



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	V _{cc}	-0.5 to 4.6	V	
Input voltage ^{*1}	V	-0.5 to 6.5	V	
Output voltage *1, 2	Vo	–0.5 to V _{cc} +0.5	V	
Input clamp current	I _{IK}	-50	mA	V ₁ < 0
Output clamp current	Ι _{οκ}	±50	mA	V_{o} < 0 or V_{o} > V_{cc}
Continuous output current	I _o	±50	mA	$V_o = 0$ to V_{cc}
Supply current	$I_{\rm CC}$ or $I_{\rm GND}$	±100	mA	
Maximum power dissipation at Ta = 55°C (in still air) ³	P _T	0.7	W	
Storage temperature	T _{stg}	-65 to +150	°C	

Notes: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

- 1. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
- 2. This value is limited to 4.6 V maximum.
- 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.


Recommended Operating Conditions

Item	Symbol	Min	Тур	Max	Unit	Conditions
Supply voltage	V _{cc}	3.0	_	3.6	V	
Input voltage	V _{IH}	2.0			V	
	V _{IL}			0.8		
	V	0		V _{cc}		
Output current	I _{он}	_		-12	mA	
	I _{oL}	_		12		
Operating temperature	T _a	0		70	°C	

Note: Unused inputs must be held high or low to prevent them from floating.

HITACHI

Logic Diagram



Pin Function

Pin name	No.	Туре	Description
CLK	24	I	Clock input. CLK provides the clock signal to be distributed by the HD74CDC2509 clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.
FBIN	13	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is nominally zero phase error between CLK and FBIN.
1G	11	I	Output bank enable. 1G is the output enable for outputs $1Y(0:4)$. When 1G is low, outputs $1Y(0:4)$ are disabled to a logic-low state. When 1G is high, all outputs $1Y(0:4)$ are enabled and switch at the same frequency as CLK.
2G	14	I	Output bank enable. 2G is the output enable for outputs $2Y(0:3)$. When 2G is low, outputs $2Y(0:3)$ are disabled to a logic low state. When 2G is high, all outputs $2Y(0:3)$ are enabled and switch at the same frequency as CLK.
FBOUT	12	0	Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL.
1Y(0:4)	3, 4, 5, 8, 9	0	Clock outputs. These outputs provide low-skew copies of CLK. Output bank 1Y(0:4) is enabled via the 1G input. These outputs can be disabled to a logic low state by deasserting the 1G control input.
2Y(0:3)	16, 17, 20, 21	0	Clock outputs. These outputs provide low-skew copies of CLK. Output bank 2Y(0:3) is enabled via the 2G input. These outputs can be disabled to a logic low state by deasserting the 2G control input.
AV _{cc}	23	Power	Analog power supply. AV_{cc} provides the power reference for the analog circuitry. In addition, AV_{cc} can be used to bypass the PLL for test purposes. When AV_{cc} is strapped to ground, PLL is bypassed and CLK is buffered directly to the device outputs.
AGND	1	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.
V _{cc}	2, 10, 15, 22	Power	Power supply
GND	6, 7, 18,19	Ground	Ground

Electrical Characteristics

ltem	Symb	ol Min	Тур 🗂	Max	Unit	Test Conditions
Input clamp voltage	V _{IK}	_	_	-1.2	V	$V_{cc} = 3 \text{ V}, \text{ I}_{I} = -18 \text{ mA}$
Output voltage	V _{OH}	V _{cc} -0.2			V	V_{cc} = Min to Max, I_{OH} = -100 μ A
		2.1				$V_{cc} = 3 \text{ V}, \text{ I}_{OH} = -12 \text{ mA}$
		2.4				$V_{\rm CC} = 3 \text{ V}, \text{ I}_{\rm OH} = -6 \text{ mA}$
	V _{OL}			0.2		V_{cc} = Min to Max, I_{oL} = 100 μ A
		_		0.8		$V_{cc} = 3 \text{ V}, \text{ I}_{oL} = 12 \text{ mA}$
		_		0.55		$V_{\rm CC} = 3 \text{ V}, \text{ I}_{\rm OL} = 6 \text{ mA}$
Input current	I _{IN}		_	±5	μA	$V_{\rm CC}$ = 3.6 V, $V_{\rm IN}$ = $V_{\rm CC}$ or GND
Quiescent supply current	I _{cc}	_	_	10	μΑ	$V_{cc} = 3.6 \text{ V}, \text{ V}_{I} = V_{cc} \text{ or GND},$ $I_{o} = 0, \text{ Outputs: "L" or "H"}$
	ΔI_{cc}	_	_	500	μΑ	V_{cc} = 3.3 to 3.6 V, One input at V _{cc} -0.6 V, Other inputs at V _{cc} or GND
Input capacitance	CIN	_	4	_	pF	V_{cc} = 3.3 V, V_{I} = V_{cc} or GND
Output capacitance	Co	_	6		pF	V_{cc} = 3.3 V, V_{o} = V_{cc} or GND

Note: 1. For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions.

Item	Symbol	$V_{cc} = 3$	3.3 V±0	.165 V	$V_{cc} = 3.3 \text{ V}{\pm}0.3 \text{ V}$		Unit	From (Input)	To (Output)	
		Min	Тур	Max	Min	Тур	Мах	-		
Phase error time	t _{pe}	_	_	_	_	-0.7~0.1	_	ns	66 MHz < CLKIN↑ < 100 MHz	FBIN↑
Phase error time – jitter ^{*2}		-500		-50	_	-310	—	ps	CLKIN↑ =100 MHz	FBIN↑
Between output pins skew ^{*1}	s t _{sk (O)}						200	ps	Any Y or FBOUT	Any Y or FBOUT
Jitter					-100		100	ps	F (clkin > 66 MHz)	Any Y or FBOUT
Duty cycle		_	—	—	45	_	55	%	F (clkin ≤ 66 MHz)	Any Y or FBOUT
		_			43		55		F (clkin > 66 MHz)	Any Y or FBOUT
Output rise / fall time	e t _{TLH}		1.3	1.9	0.8	_	2.1	ns		Any Y or FBOUT
	t _{THL}		1.7	2.3	1.2		2.5	_		Any Y or FBOUT

Switching Characteristics ($C_L = 30 \text{ pF}$)

Notes: The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

1. The $t_{sk(O)}$ specification is only valid for equal loading of all outputs.


2. Phase error does not include jitter. The total phase error is –600 ps to +50 ps for the 5% $\rm V_{cc}$ range.

Timing requirements


Item	Symbol	Min	Max	Unit	Test Conditions
Input clock frequency	f _{clock}	25	125	MHz	
Input clock duty cycle		40	60	%	
Stabilization time ^{*1}			1	ms	After power up

Note: 1. Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. In order for phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.


Test Circuit



Waveforms - 1




Waveforms - 2



Package Dimensions

Unit : mm



When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

HITACHI

Hitachi, Ltd.

Semiconductor & IC Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

For further information write to:

Hitachi America, Ltd. Semiconductor & IC Div. 2000 Sierra Point Parkway Brisbane, CA. 94005-1835 U S A Tel: 415-589-8300 Fax: 415-583-4207 Hitachi Europe GmbH Electronic Components Group Continental Europe Dornacher Straße 3 D-85622 Feldkirchen München Tel: 089-9 91 80-0 Fax: 089-9 29 30 00 Hitachi Europe Ltd. Electronic Components Div. Northern Europe Headquarters Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA United Kingdom Tel: 01628-585000 Fax: 01628-585160 Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd. Unit 706, North Tower, World Finance Centre, Harbour City, Canton Road Tsim Sha Tsui, Kowloon Hong Kong Tel: 27359218 Fax: 27306071

Copyright © Hitachi, Ltd., 1997. All rights reserved. Printed in Japan.

HITACHI